

270

2/23

FIG. 2 201 220 230 240 210 SOURCE DATA DELAY DUPLICATOR CONVERTER TRANSMITTER SYNCHRONIZER DETECTORS

260

RECEIVER

250



3/23





FIG. 3B





4/23






FIG. 4B



The second second










FIG. 6









FIG. 7A





. . .


















FIG. 7G
























18/23 FIG. 7K





19/23

FIG. 7L






FIG. 7M

